PATH:
opt
/
cloudlinux
/
venv
/
lib
/
python3.11
/
site-packages
/
numpy
/
core
/
tests
/
__pycache__
/
Editing: test_simd_module.cpython-311.pyc
� � h� � �r � d dl Z d dlmZ d� ej � � D � � Zeddgz dd� \ ZZg d�Zg d�Zg Z er ej re � d� � er ej re � d� � eez Z ee z Ze j � e d � � � G d � d � � � � ZdS ) � N)�targetsc �$ � g | ] }|�|j � |��S � )�simd)�.0�npyv_mods �t/builddir/build/BUILD/cloudlinux-venv-1.0.8/venv/lib64/python3.11/site-packages/numpy/core/tests/test_simd_module.py� <listcomp>r s$ � �Q�Q�Q�h�h�Q�8�=�Q��Q�Q�Q� � )�u8�u16�u32�u64)�s8�s16�s32�s64�f32�f64z3could not find any SIMD extension with NPYV support��reasonc � � e Zd Zej � de� � d� � � Zej � de� � d� � � Zd� Z ej � e d�� � d� � � Z ej � de � � d� � � Zej � de� � d � � � Zd � Zd � Zd S ) �Test_SIMD_MODULE�sfxc � � t t d|z � � } t t d|z � � d� � }t |� � |k sJ �d S )N�nlanes_�setall_� )�getattr�npyv�len)�selfr �nlanes�vectors r �test_num_lanesz Test_SIMD_MODULE.test_num_lanes sO � ���y�3��/�/��/���y�3��/�/��2�2���6�{�{�f�$�$�$�$�$�$r c �h � t t d|z � � d� � }|j d|z k sJ �d S )Nr r �npyv_)r r! �__name__)r# r r% s r �test_type_namez Test_SIMD_MODULE.test_type_name! s< � �/���y�3��/�/��2�2����'�C�-�/�/�/�/�/�/r c � �� t � d� � gdz \ }}t D �])��fd�}t j t |d� � |� � t j t |d� � |||� � t j t |d� � � � t j t |d� � dg� � t j t |d� � d� � t j t |d� � dg� � t j t |d� � dg t t d�� d �� � |� � � � ��+d S ) Nr r c �8 �� t t | � d�� �� � S )N�_�r r! )�intrinr s �r �<lambda>z.Test_SIMD_MODULE.test_raises.<locals>.<lambda>) s �� ���&�/@�/@�3�/@�/@�!A�!A� r �add�setall�load�store� reinterpret_�_u32)r! � setall_u32�all_sfx�pytest�raises� TypeError� ValueErrorr )r# �a�b�vcbr s @r � test_raisesz Test_SIMD_MODULE.test_raises& s? �� �����"�"�#�A�%���1�� e� e�C�A�A�A�A�C� �M�)�S�S��Z�Z�� 3� 3� 3� �M�)�S�S��Z�Z��A�q� 9� 9� 9� �M�)�S�S��]�]� 3� 3� 3� �M�)�S�S��]�]�Q�C� 8� 8� 8� �M�)�S�S��[�[�!� 4� 4� 4� �M�*�c�c�&�k�k�A�3� 7� 7� 7� �M�*�c�c�'�l�l�Q�C�9`���G_�VY�G_�G_�G_�9`�9`�ab�9c�9c� d� d� d� d� e� er z8could not find a second SIMD extension with NPYV supportr c � � t � d� � }t � d� � }t j t t j ||� � t j t t j ||� � d S )Nr )r! r7 �npyv2r9 r: r; �add_u32)r# r= �a2s r � test_nomixzTest_SIMD_MODULE.test_nomix2 s^ � � �O�O�A� � �� � � �a� � ��� �i�� �r�2�6�6�6�� �i�� ��1�5�5�5�5�5r c �� � t t d|z � � }dt |dd � � � z dz }d} t t d|z � � |� � d }||k sJ � t t d|z � � |g|z � � }||g|z k sJ � t t d|z � � d� � d }||k sJ � t t d|z � � dg|z � � }||g|z k sJ �d S )Nr r l �����r r �load_���)r r! �int)r# r r$ �maxu�maxu_72�lane�laness r �test_unsigned_overflowz'Test_SIMD_MODULE.test_unsigned_overflow< s � ���y�3��/�/���S��Q�R�R��\�\�!�Q�&�� ��-�w�t�Y��_�-�-�g�6�6�q�9���t�|�|�|�|�,���g��m�,�,�g�Y��-?�@�@�������'�'�'�'�-�w�t�Y��_�-�-�b�1�1�!�4���t�|�|�|�|�,���g��m�,�,�b�T�F�]�;�;�������'�'�'�'�'�'r c � � t t d|z � � }d} t t d|z � � |� � d }|dk sJ � t t d|z � � |g|z � � }|dg|z k sJ �d} t t d|z � � |� � d }|dk sJ � t t d|z � � |g|z � � }|dg|z k sJ �d S )Nr l �����r r rH rG l���� r. )r# r r$ �maxs_72rL rM �mins_72s r �test_signed_overflowz%Test_SIMD_MODULE.test_signed_overflowJ s� � ���y�3��/�/�� ��-�w�t�Y��_�-�-�g�6�6�q�9���r�z�z�z�z�,���g��m�,�,�g�Y��-?�@�@�����v� �%�%�%�%���-�w�t�Y��_�-�-�g�6�6�q�9���q�y�y�y�y�,���g��m�,�,�g�Y��-?�@�@�����f� �$�$�$�$�$�$r c � � t � d� � d }|dk sJ �t |d� � dk sJ �d S )Ng�������?r r )r! � setall_f32�round)r# r s r �test_truncate_f32z"Test_SIMD_MODULE.test_truncate_f32X sD � ��o�o�c�"�"�1�%���c�z�z�z�z��S�!�}�}��#�#�#�#�#�#r c �� � t dt j � � }t � |� � }|t |� � k sJ �|t |� � k sJ �|D ]}|| || k sJ ��d S )Nr )�ranger! � nlanes_u32�load_u32�list�tuple)r# � data_range�vdata�is r � test_comparez Test_SIMD_MODULE.test_compare] s� � ��1�d�o�.�.� �� � �j�)�)����Z�(�(�(�(�(�(���j�)�)�)�)�)�)�� -� -�A���8�z�!�}�,�,�,�,�,� -� -r N)r) � __module__� __qualname__r9 �mark� parametrizer8 r& r* r@ �skipifrB rE � unsigned_sfxrN � signed_sfxrR rV r` r r r r r s8 � � � � � � �[� � �U�G�,�,�%� %� -�,�%� �[� � �U�G�,�,�0� 0� -�,�0� e� e� e� �[���E� �B� � � �6� 6�� �6� �[� � �U�L�1�1� (� (� 2�1� (� �[� � �U�J�/�/� %� %� 0�/� %�$� $� $� -� -� -� -� -r r )r9 �numpy.core._simdr �values�npyvsr! rB rf rg �fp_sfx�simd_f32�append�simd_f64�int_sfxr8 rc re r r r r �<module>rp s5 �� � � � � $� $� $� $� $� $�� R�Q�.�'�.�"2�"2�Q�Q�Q����d�|�#�R�a�R�(� ��e�*�*�*� � (� (� (� � ��� �D�M� � �M�M�%����� �D�M� � �M�M�%���� �� #�� �� �������H�%Z��[�[�J-� J-� J-� J-� J-� J-� J-� \�[�J-� J-� J-r
SAVE
CANCEL